RTL modeling with SystemVerilog for simulation and synthesis using SystemVerilog for ASIC and FPGA design
xxxi, 453 pages : 23 cm
Materias
Ediciones (1)
- RTL modeling with SystemVerilog for simulation and synthesis using SystemVerilog for ASIC and FPGA design (2017)
Sutherland HDL · ISBN 9781546776345
Más obras de Stuart Sutherland
