Quick-turnaround ASIC design in VHDL

core-based behavioral synthesis

Edición de la obra Quick-turnaround ASIC design in VHDL

Application-specific standard products (ASSPs) and application-specific integrated circuits (ASICs) are expected to become more than fifty percent of the $10 billion VLSI Digital Signal Processing (DSP) market in year 2000. With rapidly shrinking time-to-market (TTM) requirements, and multiple design goals that seek to optimize sample rate, clock speed, area, and power, the novel core-based behavioral synthesis methodology presented in this book shows how organizations can meet these new challenges effectively and consistently over the next decade. The authors show how VLSI chips can be rapidly designed within a VHDL-based synthesis environment using a pre-designed library of core components. The core library represents synthesizable units of behavior (function and control) that are both application-specific and organization-specific, empowering the chip designer with a competitive advantage. The key to the quick-turnaround is the high amount of systematic reuse utilized within the design methodology. The percolation of accurate power, speed, area, and timing information to higher levels of abstraction allows rapid and efficient exploration of the design space facilitating the optimization of these objectives individually or concurrently. System integration and test of ASICs into board-level designs is also facilitated. Quick-Turnaround ASIC Design with VHDL: Core-Based Behavioral Synthesis presents a new approach to behavioral synthesis that uses a pre-designed library of DSP cores, providing a highly competitive alternative to existing high-level synthesis tools for DSP.